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Interfacial layer dependence on device property of high-TiLaO Ge/Si N-type metal-oxide-semiconductor capacitors at small equivalent-oxide thickness W We have investigated the device property dependence of high dielectric-constant ͑high-͒ TiLaO epitaxial-Ge/Si n-type metal-oxide-semiconductor ͑n-MOS͒ capacitors on different GeO 2 and SiO 2 interfacial layers. Large capacitance density of 3.3 F / cm 2 , small equivalent-oxide thickness ͑EOT͒ of 0.81 nm and small C-V hysteresis of 19 mV are obtained simultaneously for MOS capacitor using ultrathin SiO 2 interfacial layer, while the device with ultrathin interfacial GeO 2 shows inferior performance of larger 1.1 nm EOT and poor C-V hysteresis of 93 mV. From cross-sectional transmission electron microscopy, secondary ion mass spectroscopy, and x-ray photoelectron spectroscopy analysis, the degraded device performance using GeO 2 interfacial layer is due to the severe Ge outdiffusion, thinned interfacial GeO 2 and thicker gate dielectric after 550°C rapid-thermal anneal. © 2009 American Institute of Physics. ͓doi:10.1063/1.3265947͔
Germanium ͑Ge͒ has attracted much attention for metaloxide-semiconductor field-effect transistor ͑MOSFET͒ 1-14 application due to both higher electron and hole mobility than Silicon ͑Si͒. However, the difficult challenges are the high leakage current of small energy band gap ͑E G ͒ Ge and the poor interface property with high dielectric-constant ͑͒ material. To lower the leakage current, we pioneered the defect free Ge-on-insulator ͑GOI or GeOI͒ ͑Ref. 1͒ structure, and the leakage current decreases with decreasing the Ge body thickness. 5 Nevertheless, the degraded interface property is still a tough challenge especially for the Ge n-type MOSFET ͑n-MOSFET͒ 6-12 at a small equivalent oxide thickness ͑EOT͒. The interface property is highly dependent on high-dielectrics, where Al 2 O 3 ͑Ref. 1͒ and La 2 O 3 ͑Refs. 8 and 11͒ show lower interface trap density than HfO 2 . This is related to the different metal-oxygen-Ge and defect formations 11 after a rapid-thermal anneal ͑RTA͒. To improve the interface, several passivation methods have been proposed such as plasma nitridation, 4,8 NH 3 treatment, SiH 4 annealing, and interfacial GeO 2 layer [8] [9] [10] [12] [13] [14] at larger EOT, but small EOT less than 1 nm is needed for 32 nm node and beyond.
In this letter, we have applied the ultrathin GeO 2 and SiO 2 interfacial layers 15 into high-TiLaO ͑Ref. 16͒ epitaxial-Ge/Si n-type MOS ͑n-MOS͒ capacitors, where the ultrathin body Ge of 5 nm is directly grown on Si to reach low leakage current. The TiLaO gate dielectric has the merits of unique negative flatband voltage ͑V fb ͒ from La 2 O 3 ͑Ref. 17͒ and the much higher by adding TiO 2 . 16 Such negative V fb is needed for low threshold voltage ͑V t ͒ MOSFET. The control TaN/TiLaO/Ge/Si n-MOS capacitor without the ultrathin GeO 2 or SiO 2 interfacial layer showed poor EOT and large V fb degradation after a 550°C RTA, which is required to activate ion-implanted source-drain in the MOSFET. Such degradations are related to interface reaction and oxygen vacancy formation 18, 19 that are much improved by inserting the ultrathin GeO 2 or SiO 2 ͑Ref. 15͒ interfacial layer. However, the high-TiLaO Ge/Si n-MOS capacitor with interfacial GeO 2 showed much poorer capacitance-voltage ͑C-V͒ hysteresis than that using SiO 2 at a smaller EOT less than 1 nm. This is due to the Ge outdiffusion and intermixing of highTiLaO/ GeO 2 as observed by cross-sectional transmission electron microscopy ͑TEM͒ and secondary ion mass spectroscopy ͑SIMS͒.
After standard cleaning, a 200 nm undoped Si buffer, 5 nm Ge, and 1.5 nm Si capping layer were epitaxial grown on 6 in. p-type Si substrate ͑10 ⍀ cm͒ by ultrahigh-vacuum chemical-vapor deposition. After removing the native oxide of Si-capping layer, various thick GeO 2 or SiO 2 and 5 nm high-TiLaO ͑Ref. 16͒ were deposited by physical vapor deposition and followed by postdeposition annealing at 400°C in oxygen ambient to improve gate dielectric quality. Here the ultrathin Si capping is used to prevent Ge oxidation and process loss, where no interfacial Si was found by crosssectional TEM after device process. Then a 50 nm TaN was deposited and patterned to form the metal gate. The formed gate stack was applied by a 550°C RTA that is needed for Ge n-MOSFET fabrication. Finally, Aluminum was deposited on wafer backside to form the MOS capacitors. For comparison, control device without GeO 2 or SiO 2 interfacial layer was also made. The fabricated gate stack was examined by SIMS, TEM, x-ray photoelectron spectroscopy ͑XPS͒, and C-V measurements to investigate the physical, chemical bonding, and electrical properties, respectively. Figure 1 shows the measured C-V characteristics of high-TiLaO Ge/Si n-MOS capacitors with or without the interfacial GeO 2 or SiO 2 layer. For device without the inserted GeO 2 or SiO 2 layer, both the capacitance density and V fb were severely degraded. Such V fb roll-off at high temperature was previously reported due to the interface reaction between high-and semiconductor. 19 In contrast, the capacitor with GeO 2 or SiO 2 layer shows much improved V fb rolloff even after a 550°C RTA. Besides, the needed negative V fb of Ϫ0.48 V is obtained and important for low V t Ge n-MOSFET. However, the device with GeO 2 interfacial layer shows poorer C-V hysteresis of 93 mV at 1.1 nm EOT than the much improved 19 mV hysteresis at smaller 0.81 nm EOT for device using SiO 2 interfacial layer, by taking account of quantum-mechanical effect with parameters of Ge. 7 The C-V hysteresis and negative V fb value are among the best reported data for Ge n-MOS capacitors at the smallest EOT and after a 550°C RTA, 1-14 to our best knowledge. We have used TEM to study the better electrical performance for device using interfacial SiO 2 layer. Figures 2͑a͒  and 2͑b͒ show the TEM images of TaN/ TiLaO/ GeO 2 / Ge/ Si n-MOS structure before and after a 550°C RTA. Sharp GeO 2 interfacial layer of 0.76 nm thickness was found for as-deposited sample but becomes blurred after the 550°C RTA. The high-layer is also thicker after the 550°C RTA, where intermixing of high-TiLaO and GeO 2 is observed. The thicker high-layer explains the lower capacitance density after a 550°C RTA. In strong contrast, sharp SiO 2 interface shown in Fig. 2͑c͒ is still preserved even after the 550°C RTA.
We have further used SIMS to study the large difference for devices with different interfacial GeO 2 and SiO 2 . Figures  3͑a͒ and 3͑b͒ show the measured SIMS profiles of TaN/ TiLaO on Ge/Si structure with interfacial GeO 2 and SiO 2 layers, respectively. Severe Ge outdiffusion was found for device structure with interfacial GeO 2 layer after a 550°C RTA, while much improved Ge outdiffusion was achieved using ultrathin SiO 2 interfacial layer even at a smaller 0.81 nm EOT.
The degraded interface property with ultrathin interfacial GeO 2 was also examined by XPS. Figure 4 shows the Ge 2p 3 XPS spectra of TiLaO/ GeO 2 / Ge/ Si n-MOS structure before and after the 550°C RTA. The as-deposited sample shows a strong Ge peak at 1217.4 eV, and a small higher energy side peak is attributed to Ge-O bonds of GeO 2 . 20 However, this Ge-O peak becomes much weaker for the sample after the 550°C RTA. This is consistent with the largely thinned GeO 2 and intermixed TiLaO/ GeO 2 interface found from cross-sectional TEM and the large Ge outdiffusion measured by SIMS. The thinner interfacial GeO 2 after the high temperature 550°C RTA may be related to the measured reaction at 758-589 K, 21 GeO 2͑s͒ + Ge ͑s͒ → 2GeO ͑g͒ . ͑1͒
In contrast, the interface reaction between ultrathin SiO 2 layer and Ge is unfavorable due to the much higher bond enthalpy of SiO 2 ͑800 kJ/mol͒ than GeO 2 ͑659 kJ/mol͒. 22 In conclusion, we have studied the high-TiLaO on Ge/Si MOS structure with GeO 2 and SiO 2 interfacial layers. Low EOT of 0.81 nm, small C-V hysteresis of 19 mV and needed negative V fb are obtained using ultrathin SiO 2 interfacial layer. The device with ultrathin interfacial GeO 2 shows inferior device performance of larger EOT and poor C-V hysteresis, which is due to the severe Ge outdiffusion through GeO 2 from SIMS profile, thicker gate dielectric from TEM observation and thinned interfacial GeO 2 after a 550°C RTA from TEM and XPS analysis. 
